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Si-nanowire p-channel metal-oxide-semiconductor field effect transistors MOSFETs, in which the
typical cross section of the nanowire is a rectangular shape with 3 nm height and 18 nm width, have
been fabricated and the current-voltage characteristics have been measured from 101 to 396 K. The
transconductance has shown oscillation up to 309 K. The carrier transport has been theoretically
analyzed, assuming that the acoustic phonon scattering is dominant. The electronic states have been
determined from the effective mass approximation and the mobility from the relaxation time
approximation as a function of the Fermi level. Relation between the gate voltage and the Fermi
level has been estimated from the MOSFET structure. The calculated mobility has shown the
oscillation with change in the Fermi level the gate voltage, resulting in the transconductance
oscillation. The oscillation originates from one-dimensional density of states E−0.5. © 2009
American Institute of Physics. DOI: 10.1063/1.3187803
I. INTRODUCTION
Si complementary metal-oxide-semiconductor CMOS
technology has been making great progress due to the scal-
ability of the metal-oxide-semiconductor field effect transis-
tors MOSFETs. However, further scaling will not be easy
in the future because of fundamental problems,1–3 and new
materials or new device structures are intensively needed.
MOSFETs using a new gate geometry such as fin MOSFETs
Ref. 4 and gate-around MOSFETs5–9 are one of the most
promising candidates for breaking the limits of conventional
devices because they can effectively suppress the short-
channel effects.4–10 The cross sectional size of the channel
will be further reduced and will reach several nanometers
nanowire to get even better gate controllability.
In the nanowires, the carriers are confined in the perpen-
dicular direction to the electrical conduction by the electric
potential, and one-dimensional electronic transport may be
expected. The conduction and valence bands are divided into
subbands, and the density of states DOS consists of super-
position of each subband’s DOS, which is proportional to
E−0.5. The DOS, therefore, shows oscillation with change in
the electron energy.11,12 By the subband splitting, the de-
crease in the conductivity effective mass or intervalley scat-
tering, both of which result in the increase in the mobility, is
expected.13 Therefore, it is important to clarify the subband
splitting and its effect on the transport characteristics.
Oscillation in the drain current with the gate voltage at
low drain voltage VDS=0.2 mV below 28 K for trigate
MOSFETs with the fin width and height of 45 and 82 nm,
respectively, has been reported.11,14 Similar oscillation has
also been reported at higher drain voltage VDS=50 mV and
higher temperature 137 K for 7 nm triangular gate all
around MOSFETs.12 It has been explained that the dip of the
drain current is due to the intersubband scattering and to the
limited increase in the electron concentration with the gate
voltage when the first subband is almost filled but the second
subband is still empty. However, a quantitative analysis has
not been made, and the origin of the oscillation has not been
revealed yet.
In this study, Si-nanowire MOSFETs have been fabri-
cated and characterized. The transconductance has shown
clear oscillation at temperature up to 309 K. The carrier
transport in the Si-nanowire has been analyzed, assuming
that the acoustic phonon scattering is dominant. The calcula-
tion has indicated that the oscillation originates from the pe-
riodic variations in the scattering rate caused by one-
dimensional DOS E−0.5.
II. DEVICE FABRICATION
Figure 1 illustrates the schematic structure of Si-
nanowire MOSFETs fabricated in this study. The starting
material was Si on insulator with the top Si 001 layer being














FIG. 1. Schematic structure of a fabricated Si-nanowire MOSFET. a A
bird’s eye view and b a cross section parallel to the nanowire.
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1150 °C, with a high resistivity of 5–50  cm p-type.
The nanowire shape was formed by using electron beam li-
thography and reactive ion etching RIE. The nanowire
length was 100 nm and the direction was 100. The source/
drain regions were formed by B+ implantation at 7 keV with
a dose of 21014 cm−2. To remove the RIE damage and to
reduce the nanowire size, sacrificial oxidation was carried
out at 1000 °C for 10 min in dry O2. The gate insulator of
SiO2 was subsequently formed by dry oxidation at 1000 °C
for 10 min. The thickness of the gate SiO2 was about 19 nm.
Al was employed for the source/drain and gate electrodes.
Contact annealing was carried out in the forming gas at
350 °C for 10 min.
Figure 2 shows the cross sectional transmission electron
microscopy TEM image of a fabricated nanowire
MOSFET. The cross section of the nanowire was nearly rect-
angular with 3 nm height and 18 nm width.
III. EXPERIMENTAL RESULTS
Figure 3 shows the drain current IDS versus gate volt-
age VGS characteristics and Fig. 4 shows the transconduc-
tance gm versus gate voltage VGS characteristics at vari-
ous temperatures. Both figures show characteristics for the
p-channel Si-nanowire MOSFET shown in Fig. 2. The tem-
perature was changed from 101 to 396 K, and the drain volt-
age was fixed at 50 mV. The substrate voltage was fixed at
0 V for all the electrical measurements. At the high gate
voltage, the drain current increased with the decrease in tem-
perature, indicating that the phonon scattering is dominant.
Significant oscillation of the transconductance was observed
at 101 K. The magnitude of the oscillation becomes smaller
with increasing temperature, but clear oscillation can be still
seen at 309 K. The gate voltages of local maxima/minima for
the transconductance showed very little change with tem-
perature change.
IV. THEORETICAL MODEL
To explain the oscillation of the transconductance, a the-
oretical model for the carrier transport in the Si-nanowire
MOSFETs is proposed in this chapter. The mobility is deter-
mined by carrier scattering, assuming the carriers to be con-
fined in a one-dimensional nanowire. Then, to obtain the
transconductance, the dependence of the carrier concentra-
tion and mobility on the gate voltage is calculated.
For simplicity, the mobility determined by the longitudi-
nal acoustic phonon scattering is considered, and it is as-
sumed that the phonon states in the nanowire are the same as






ea expi · r + a
† exp− i · r 1




· u , 2
where 2.33103 kg /m3 is the mass density of Si lattice,
 is the bulk volume,  is the wave number vector of
phonons,  is the angular frequency of phonons, e is the
unit vector which is parallel to u, a and a






FIG. 2. Cross sectional TEM images of fabricated nanowire MOSFET. The






















FIG. 3. Gate characteristics of the Si-nanowire MOSFET shown in Fig. 2.
The temperature was changed from 101 to 396 K, and the drain voltage was
fixed at 50 mV. The drain currents are shift by 50 nA for every measured




















FIG. 4. Gate voltage dependence of transconductance gm of the Si-nanowire
MOSFET shown in Fig. 2. The temperature was changed from 101 to
396 K, and the drain voltage was fixed at 50 mV. The arrows show peaks
of oscillation.
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and annihilation operators of phonons, respectively, and DA
5.0 eV for holes is the acoustic deformation potential.18
It is assumed that the nanowire is rectangular in the cross
section. The crystalline orientations and the coordinate axes
are set, as shown in Fig. 5. The Schrödinger equation with
the effective mass approximation is used to describe the
wave function in the nanowire. The infinite quantum well of
width Wy and Wz in the y- and z-directions, respectively, and
infinitely large width Wx in the x-direction are assumed. For
the holes, two valence band maxima, whose constant energy
surfaces in the momentum space are approximated as the
spheres with the heavy-hole effective mass m*H 0.49m0
and with the light-hole effective mass m*L 0.16m0, are
considered m0 is the electron mass. For simplicity, the scat-
tering between the heavy-hole and light-hole bands is ig-




expikxx 2Wy sinkyy 2Wz sinkzz , 3
















nj = 1,2, . . . , 7
for l=x ,y ,z and j=y ,z, where m*l is the effective mass and
the energy of the valence-band maxima of bulk is fixed at













− E + Eky + Ekz
. 9
The nonzero matrix elements of the scattering potential be-
tween the states k and k are obtained from Eqs. 2 and 3
by17
Mk,k,  
 	k;N1,N2, . . . ,N 1, . . .

U





iN + 1/2 1/2
Iky,kyyIkz,kzz , 10
where
kx = kx  x momentum conservation , 11
Ikj,kj j  0
Wj 2
Wj
sinkjjsinkjjexpi j jdj 12
for j=y, z. Here, the upper/lower of the double sign corre-
sponds to absorption/emission of one phonon of the state ,
and N is the number of phonons of the state . The transi-
tion rate from the state k to k by the absorption/emission of
the phonon  is taken from Fermi’s golden rule and Eq. 10
Ref. 17






2Ek − Ek   .
13
The inverse of the relaxation time of the state k is given by
summing the transition rate over all the final states, using the
relaxation time approximation assuming that the phonon







Sk,k,   , 14
where the summation over “” represents the sum of the
absorption and emission, and “k, ” represents the sum over
the states k whose spin is parallel to that of the initial state
k. Furthermore, the following approximations were used to
work out Eq. 14:
N + 1/2 1/2 =
1
exp/kT − 1





Ek − Ek   Ek − Ek, 16
 vP , 17
where vP is the velocity of the longitudinal acoustic phonon








FIG. 5. Shape and crystalline orientations of the nanowire and the coordi-
nate axes for calculation. The nanowire is rectangular in cross section.
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1/k = C
ky,kz









To determine 1 /k as a function of the energy E, we as-
sumed the Kronecker’s  to be united in Eq. 18. Then, Eq.
18 can be simplified to






Although this approximation overestimates the contribution
to 1 /k by the intersubband scattering, it may be reason-
able for small nanowires, in which the subband splitting is so
large that the DOSs of the subbands hardly overlap with each
other.










as a function of the Fermi level EF, where f is the Fermi




The average relaxation time for the energy E is given from




























After determining pEF and EF of each band maximum
as a function of EF, the total carrier concentration and the







where the index m labels the heavy-hole and light-hole
bands.
On the other hand, the gate voltage is given by19
VGS − VFB = VOX +
1
e
EF − EF0 , 27
where VFB is the flatband voltage, EF0 is the Fermi level in





The gate SiO2 capacitance COX per unit length of the nano-
wire was calculated by solving the two-dimensional Pois-
son’s equation using the structural data measured from the
TEM images in Fig. 2. The calculation was carried out by
using a device simulator, where the dielectric constant OX of
the gate SiO2 was 3.90. The calculated COX was 1 pF/cm. In
the actual calculation for any size of nanowires, COX was
fixed at 1 pF/cm. Equation 27 is transformed into
VGS EF  VGS − VFB +
1
e




Thus, VGS EF can be determined as a function of EF, and the
carrier concentration p and mobility , therefore, can be de-
termined as a function of VGS through EF.



















































FIG. 6. a Calculated DOS gE and b relaxation time E vs E and
average relaxation time 	EF vs EF with Wy =9 nm and Wz=3 nm at
100 K.
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V. CALCULATED RESULTS AND DISCUSSION
Figure 6 shows the calculated a DOS gE versus E,
and b relaxation time E versus E and average relaxation
time 	EF versus EF with Wy =9 nm and Wz=3 nm 9, 3
at 100 K. The relaxation time is in inverse proportion to gE
according to Eq. 20, and 	EF is almost the average of
E at around E=EF. Then, the average relaxation time os-
cillates because of the oscillation of DOS. For instance, the
decrease in 	EF near −0.12 eV originates from the in-
crease in DOS by the second subband, namely, from the
increase in both intersubband scattering from the first to sec-
ond subband and intrasubband scattering from the second to
second.
Figure 7 shows the calculated carrier concentration p
and mobility  versus a EF and b VGS with 9, 3 at 100
K. The linear dependence of the carrier concentration on VGS
is reasonable because p changes with the change in VGS ,
obeying an approximated equation




at high concentration and high temperature. On the other
hand, the mobility, which is in proportion to 	EF, shows
clear oscillation with change in EF or VGS .
The calculated transconductance gm is plotted as a
function of VGS in Fig. 8. The magnitude of the oscillation
increases with the decrease in temperature or nanowire size.
The peak positions of the oscillation are unchanged with
temperature change. These results show agreement with the
experimental results. At 100 K, the nanowire size of Wy
=18 nm and Wz=3 nm 18, 3, which is the same size of the
experiment, is not small enough to show the oscillation and
smaller size such as 9, 3 is needed. Because the boundary
of the nanowire was not clear in the TEM image Fig. 2, the
actual size of the nanowire may be smaller than 18, 3. The
period of the oscillation was about 0.4 V in the experiment
and about 1.2 V in the calculation for 9, 3. The assumption
of the infinite quantum well overestimates the energy of the
subband splitting, and the simplified symmetrical band struc-
ture underestimates the number of subbands. These factors
may be the reason why the experimental period of the oscil-
lation is smaller than the calculated period. At 100 K,
maximum/minimum ratio of the oscillation in the experiment
about 2 is smaller than that in the calculation about 3 for
9, 3. However, at 300 K, the experimental maximum/
minimum ratio is larger than the calculation.
The kinks of the drain current at 101 K are similar to
those reported in Ref. 12, where the cross sectional size of
the nanowire is similar. The oscillation observed in this study




















































































FIG. 7. Calculated carrier concentration p and mobility  vs a EF and b
VGS with Wy =9 nm and Wz=3 nm at 100 K.




































FIG. 8. Calculated transconductance gm vs VGS for MOSFETs, a with
different nanowire sizes at 100 K, and b with nanowire size of Wy
=9 nm and Wz=3 nm at different temperatures.
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may be, therefore, the same phenomenon as that in Ref. 12.
It is not clear in Ref. 12 whether the oscillational character-
istics were observed at room temperature because the trans-
conductance is not shown. The oscillational characteristics
may be very small at room temperature and can only be
observed in the transconductance. Measurements under re-
duced noise condition have enabled us to observe oscilla-
tional characteristics even at room temperature. Si-nanowire
n-channel MOSFETs were also fabricated and showed simi-
lar oscillation to the p-channel MOSFET.
VI. CONCLUSIONS
Si-nanowire p-channel MOSFETs, in which the cross
section of the nanowire is a rectangular shape with a height
of 3 nm and width of 18 nm, were fabricated and the trans-
conductance showed an oscillation up to 309 K. The oscilla-
tion may appear as a result of one-dimensional quantum con-
finement effects. To reveal the physical origin of the
oscillation, a theoretical model for the carrier transport in the
Si-nanowire MOSFETs was proposed. The calculation
showed similar oscillation to the experiment. From the the-
oretical model, it is indicated that the oscillation originates
from the periodic variations in the mobility scattering rate
caused by one-dimensional DOS E−0.5.
ACKNOWLEDGMENTS
The authors would like to thank Mr. Eiji Ohmura of
Kyoto-Advanced Nanotechnology Network, Kyoto Univer-
sity for supporting us in the device fabrication process of
electron beam lithography. This work was supported by the
Global COE Program C09 from the Ministry of Education,
Culture, Sports, Science and Technology, Japan.
1W. Haensch, E. J. Nowak, R. H. Dennard, P. M. Solomon, A. Bryant, O.
H. Dokumaci, A. Kumar, X. Wang, J. B. Johnson, and M. V. Fischetti,
IBM J. Res. Dev. 50, 339 2006.
2D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H.-S.
P. Wong, Proc. IEEE 89, 259 2001.
3R. W. Keyes, Rep. Prog. Phys. 68, 2701 2005.
4X. Huang, W. -C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E.
Anderson, H. Takeuchi, Y. -K. Choi, K. Asano, V. Subramanian, T. -J.
King, J. Bokor, and C. Hu, IEEE Trans. Electron Devices 48, 880 2001.
5N. Singh, A. Agarwal, L. K. Bera, T. Y. Liow, R. Yang, S. C. Rustagi, C.
H. Tung, R. Kumar, G. Q. Lo, N. Balasubramanian, and D. -L. Kwong,
IEEE Electron Device Lett. 27, 383 2006.
6Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber, Nano Lett. 3,
149 2003.
7H. Majima, H. Ishikuro, and T. Hiramoto, IEEE Electron Device Lett. 21,
396 2000.
8V. Pott, K. E. Moselund, D. Bouvet, L. D. Michielis, and A. M. Ionescu,
IEEE Trans. Nanotechnol. 7, 733 2008.
9K. H. Cho, S. D. Suk, Y. Y. Yeoh, M. Li, K. H. Yeo, D.-W. Kim, D. Park,
W. -S. Lee, Y. C. Jung, B. H. Hong, and S. W. Hwang, IEEE Electron
Device Lett. 28, 1129 2007.
10G. Pei, J. Kedzierski, P. Oldiges, M. Ieong, and E. C.-C. Kan, IEEE Trans.
Electron Devices 49, 1411 2002.
11J.-P. Colinge, A. J. Quinn, L. Floyd, G. Redmond, J. C. Alderman, W.
Xiong, C. R. Cleavelin, T. Schulz, K. Schruefer, G. Knoblinger, and P.
Patruno, IEEE Electron Device Lett. 27, 120 2006.
12S. C. Rustagi, N. Singh, Y. F. Lim, G. Zhang, S. Wang, G. Q. Lo, N.
Balasubramanian, and D. -L. Kwong, IEEE Electron Device Lett. 28, 909
2007.
13S. Oda and D. Ferry, Silicon Nanoelectronics Taylor & Francis, Boca
Raton, 2006.
14J.-P. Colinge, Solid-State Electron. 51, 1153 2007.
15A. K. Buin, A. Verma, A. Svizhenko, and M. P. Anantram, Nano Lett. 8,
760 2008.
16C. Kittel and P. McEuen, Introduction to Solid State Physics, 8th ed.
Wiley, Hoboken, 2005.
17M. Lundstrom, Fundamentals of Carrier Transport, 2nd ed. Cambridge
University, Cambridge, 2000.
18J. Bardeen and W. Shockley, Phys. Rev. 80, 72 1950.
19M. S. Lundstrom and J. Guo, Nanoscale Transistors: Device Physics,
Modeling and Simulation Springer, New York, 2006.
034312-6 Yoshioka et al. J. Appl. Phys. 106, 034312 2009
Downloaded 25 Apr 2010 to 130.54.110.33. Redistribution subject to AIP license or copyright; see http://jap.aip.org/jap/copyright.jsp
